

1/2




FIG 1




FIG 2

[illegible]

Timing diagram for SPI communication protocol. The diagram shows two signals: CE (Chip Enable) and SDA/DIN (Serial Data In). CE is a pulse that starts at 47, goes high at 48, and returns low at 45. SDA/DIN is a bus that is high during the CE pulse and then transitions to a state labeled 'SPI COMMUNICATION' and 'PROTOCOL' with an arrow pointing right. A vertical dashed line at 46 indicates the start of the SPI communication.

Timing diagram showing CE and SDA/DIN signals. The CE signal has three pulses labeled 47, 48, and 45. The SDA/DIN signal is shown as a bus that switches from input to output at the start of pulse 46. A vertical dashed line labeled 'LOCK 12C' is positioned between pulse 48 and pulse 46.

(a)

FIG 4